09/06/2015
T. Evartson
1
http://www.klabs.org/richcontent/fpga_content/pages/notes/fpga_asic_vendors.htm
http://www.klabs.org/fpgas.htm
http://www.fpga-guide.com/
http://www.interfacebus.com/Programmable_Logic.html
http://www.soccentral.com/results.asp?CatID=180
http://www.fpga4fun.com/FPGAinfo1.html
http://hackaday.com/2008/12/11/how-to-programmable-logic-devices-cpld/
http://www.digilentinc.com/
09/06/2015
T. Evartson
2
http://www.fpga-site.com/images/marketshare98.gif
09/06/2015
T. Evartson
3
http://www.eetimes.com/ContentEETimes/Images/Design/Prog%20Logic%20DL/2011-03/asic-fpga.jpg
image010
09/06/2015
T. Evartson
4
http://www.rtcmagazine.com/files/images/1940/rtc1102tc_curtiss1v2_large.jpg
09/06/2015
T. Evartson
5
http://www.rtcmagazine.com/files/images/1941/rtc1102tc_curtiss2_large.jpg
09/06/2015
T. Evartson
6
LatticeECP4
LatticeECP3
LatticeECP2/M
Lattice semiconductor FPGA
http://www.latticesemi.com
09/06/2015
T. Evartson
7
Lattice
09/06/2015
T. Evartson
8
MachXO2, MachXO
Lattice
09/06/2015
T. Evartson
9
MachXO2-1200
MachXO2-1200
Konfiguratsiooni mälu
09/06/2015
T. Evartson
10
iCE40
Lattice
09/06/2015
T. Evartson
11
I²C (Inter-Integrated Circuit) Philipsi aegrane siin
SPI (Serial Peripheral Interface) Motorola sync. järjestiksiin (dupleks)
Lattice
09/06/2015
T. Evartson
12
Lattice semiconductor CPLD
ispMACH 4000ZE
09/06/2015
T. Evartson
13
Actel
IGLOO nanao, IGLOO PLUS (Flash)
http://www.actel.com/
09/06/2015
T. Evartson
14
ProASIC3, ProASIC nano, ProASIC3L
Actel
09/06/2015
T. Evartson
15
Axcelerator (Antifuse)
Actel
09/06/2015
T. Evartson
16
Actel
09/06/2015
T. Evartson
17
SX-A
Actel
09/06/2015
T. Evartson
18
Actel
09/06/2015
T. Evartson
19
Actel
09/06/2015
T. Evartson
20
eX
Actel
09/06/2015
T. Evartson
21
MX
Actel
09/06/2015
T. Evartson
22
Actel
09/06/2015
T. Evartson
23
Actel
09/06/2015
T. Evartson
24
File:SerDes.png
Actel
09/06/2015
T. Evartson
25
Altera MAX V, MAX II
http://www.altera.com/
ALTERA
09/06/2015
T. Evartson
26
Altera
09/06/2015
T. Evartson
27
Altera
09/06/2015
T. Evartson
28
Altera
09/06/2015
T. Evartson
29
Altera
09/06/2015
T. Evartson
30
MAX 3000
ALTERA
09/06/2015
T. Evartson
31
Altera
09/06/2015
T. Evartson
32
Stratix V
ALTERA
09/06/2015
T. Evartson
33
Altera
09/06/2015
T. Evartson
34
Altera
09/06/2015
T. Evartson
35
Altera
09/06/2015
T. Evartson
36
Altera
09/06/2015
T. Evartson
37
Altera
09/06/2015
T. Evartson
38
Arria II
ALTERA
09/06/2015
T. Evartson
39
Altera
09/06/2015
T. Evartson
40
ARM Cortex – A9
ALTERA
09/06/2015
T. Evartson
41
ARM Cortex-A9 Processor
Altera
09/06/2015
T. Evartson
42
http://www.altera.com/devices/fpga/cyclone-v-fpgas/images/SOC_CycloneV.gif
Altera
09/06/2015
T. Evartson
43
Cyclone V
ALTERA
09/06/2015
T. Evartson
44
Altera
09/06/2015
T. Evartson
45
Quicklogic ArcticLinc
http://www.quicklogic.com/
Quicklogic
09/06/2015
T. Evartson
46
http://www.quicklogic.com/assets/Images/pp3-PSBs.png
PolarPro 3
Quicklogic
09/06/2015
T. Evartson
47
Quicklogic
09/06/2015
T. Evartson
48
Quicklogic
09/06/2015
T. Evartson
49
Quicklogic
09/06/2015
T. Evartson
50
FPGAs Enable Bill of Materials Cost Reduction & Power Savings
 
 
http://www.xilinx.com/images/training/ssit-ams-zynq-bom-cost.jpg
http://www.xilinx.com/images/training/xilinx-power-savings.jpg
XILINX
AMS   Access Method Services
09/06/2015
T. Evartson
51
http://www.xilinx.com/content/dam/xilinx/imgs/products/zynq/zynq-7000-soc-processing-system.jpg/_jcr_content/renditions/original.thumb.319.319.png
XILINX
09/06/2015
T. Evartson
52
XILINX
09/06/2015
T. Evartson
53
09/06/2015
T. Evartson
54
09/06/2015
T. Evartson
55
Xilinx CoolRunner
XILINX
www.xilinx.com
09/06/2015
T. Evartson
56
XC9500
http://www.xilinx.com/
09/06/2015
T. Evartson
57
XILINX
09/06/2015
T. Evartson
58
XILINX
09/06/2015
T. Evartson
59
XILINX
09/06/2015
T. Evartson
60
Spartan 3E
XILINX
09/06/2015
T. Evartson
61
XILINX
09/06/2015
T. Evartson
62
09/06/2015
T. Evartson
63
09/06/2015
T. Evartson
64
C:\Documents and Settings\teet\Desktop\qwerty0005.BMP
09/06/2015
T. Evartson
65
Xilinx Multi-Node Product Portfolio Offering
XILINX
www.xilinx.com
09/06/2015
T. Evartson
66
7 seeria
09/06/2015
T. Evartson
67
09/06/2015
T. Evartson
68
C:\Documents and Settings\teet\Desktop\qwerty0006.BMP
09/06/2015
T. Evartson
69
C:\Documents and Settings\teet\Desktop\qwerty0007.BMP
CLBs, Slices, and LUTs
Some key features of the CLB architecture include:
• Real 6-input look-up tables (LUTs)
• Memory capability within the LUT
• Register and shift register functionality
Clock Management
Some of the key highlights of the clock management architecture include:
• High-speed buffers and routing for low-skew clock distribution
• Frequency synthesis and phase shifting
• Low-jitter clock generation and jitter filtering
Each 7 series FPGA has up to 24 clock management tiles (CMTs), each consisting ofone mixed-mode clock manager
(MMCM) and one phase-locked loop (PLL)
09/06/2015
T. Evartson
70
09/06/2015
T. Evartson
71
SPLD
LATTICE
Cypress
ATMEL
OP Semiconductor
Texas Instruments
E2v
Diodes Incorporated
Seitsmel tootjal 443 toodet